상세설명
High density
Improvement of placement efficiency.
Placement efficiency of Chip Resistor Array is two, four or eight times of the flat type chip resistor.
Bussed 8 or 15 resistors for pull up/down circuits. (Chip Resistor Networks)
